AHB1 peripheral clock register.
|
| using | OTGHSULPIEN = regbits< type, 30, 1 > |
| | USB OTG HSULPI clock enable. More...
|
| |
| using | OTGHSEN = regbits< type, 29, 1 > |
| | USB OTG HS clock enable. More...
|
| |
| using | ETHMACPTPEN = regbits< type, 28, 1 > |
| | Ethernet PTP clock enable. More...
|
| |
| using | ETHMACRXEN = regbits< type, 27, 1 > |
| | Ethernet Reception clock enable. More...
|
| |
| using | ETHMACTXEN = regbits< type, 26, 1 > |
| | Ethernet Transmission clock enable. More...
|
| |
| using | ETHMACEN = regbits< type, 25, 1 > |
| | Ethernet MAC clock enable. More...
|
| |
| using | DMA2EN = regbits< type, 22, 1 > |
| | DMA2 clock enable. More...
|
| |
| using | DMA1EN = regbits< type, 21, 1 > |
| | DMA1 clock enable. More...
|
| |
| using | BKPSRAMEN = regbits< type, 18, 1 > |
| | Backup SRAM interface clock enable. More...
|
| |
| using | CRCEN = regbits< type, 12, 1 > |
| | CRC clock enable. More...
|
| |
| using | GPIOIEN = regbits< type, 8, 1 > |
| | IO port I clock enable. More...
|
| |
| using | GPIOHEN = regbits< type, 7, 1 > |
| | IO port H clock enable. More...
|
| |
| using | GPIOGEN = regbits< type, 6, 1 > |
| | IO port G clock enable. More...
|
| |
| using | GPIOFEN = regbits< type, 5, 1 > |
| | IO port F clock enable. More...
|
| |
| using | GPIOEEN = regbits< type, 4, 1 > |
| | IO port E clock enable. More...
|
| |
| using | GPIODEN = regbits< type, 3, 1 > |
| | IO port D clock enable. More...
|
| |
| using | GPIOCEN = regbits< type, 2, 1 > |
| | IO port C clock enable. More...
|
| |
| using | GPIOBEN = regbits< type, 1, 1 > |
| | IO port B clock enable. More...
|
| |
| using | GPIOAEN = regbits< type, 0, 1 > |
| | IO port A clock enable. More...
|
| |
| typedef reg< Tp, base_addr+0x30, rw, 0x00100000 > | type |
| |
| typedef type | reg_type |
| |
| typedef regbits< type, 0, sizeof(Tp) *8 > | regbits_type |
| |
| typedef Tp | value_type |
| |
| typedef regmask< reg_type, 0, 0 > | neutral_regmask |
| |
| typedef Tp | value_type |
| |